

# **Description**

Q-Tech's surface-mount QT78 Series oscillators consist of an IC 5Vdc, 3.3Vdc, 2.5Vdc, 1.8Vdc clock square wave generator and an AT high-precision quartz crystal built in a rugged surface-mount ceramic J-lead miniature package.

#### **Features**


- · Made in the USA
- ECCN: EAR99
- DFARS 252-225-7014 Compliant: Electronic Component Exemption
- Available as QPL MIL-PRF-55310/27, /28, and /30
- Broad frequency range from 15kHz to 150MHz
- · ACMOS, HCMOS, TTL or LVHCMOS logic
- Tri-State Output Option (D)
- Hermetically sealed ceramic SMD package
- Fundamental and 3rd Overtone designs
- · Low phase noise
- · Custom designs available
- Q-Tech does not use pure lead or pure tin in its products
- RoHS compliant

# **Applications**


- Designed to meet today's requirements for low voltage applications
- Wide military clock applications
- · Smart munitions
- Navigation
- · Industrial controls
- · Microcontroller driver



### Package Outline and Pin Connections Dimensions are in inches (mm)



Pin No.	Function	
1	TRISTATE or NC	
2	GND/CASE	
3	OUTPUT	
4	VDD	



## **Package Information**

• Package material: 91% AL<sub>2</sub>O<sub>3</sub>

• Lead material: Kovar

• Lead finish: Gold Plated:  $50\mu \sim 80\mu$  inches

Nickel Underplate:  $100\mu \sim 250\mu$  inches

• Weight: 1.1g typ., 3.0g max.



## **Electrical Characteristics**

Parameters	QT78AC	QT78HC	QT78T	QT78L	QT78N	QT78R
Output frequency range (Fo)		15kHz — 85.000MHz (*)		15kHz — 150.000MHz (*)	125.000kHz — 133.000MHz	125.000kHz — 100.000MHz
Supply voltage (Vdd)		5.0Vdc ± 10%		3.3Vdc ± 10%	2.5Vdc ± 10%	1.8Vdc ± 10%
Maximum Applied Voltage (Vdd max.)	-0.5 to +7.0Vdc			-0.5 to +5.0Vdc		
Frequency stability (ΔF/ΔT)				See Option codes		
Operating temperature (Topr)				See Option codes		
Storage temperature (Tsto)				-62°C to + 125°C		
Operating supply current (Idd) (No Load)	20 mA max 15kHz $\sim$ < 16MHz 25 mA max 16MHz $\sim$ < 32MHz 35 mA max 32MHz $\sim$ < 60MHz 45 mA max 60MHz $\sim$ ≤ 85MHz		$\begin{array}{lll} 3 \text{ mA max.} & -15 \text{kHz} & \sim <500 \text{kHz} \\ 6 \text{ mA max.} & -500 \text{kHz} & \sim <16 \text{MHz} \\ 10 \text{ mA max.} & -16 \text{MHz} & \sim <32 \text{MHz} \\ 20 \text{ mA max.} & -32 \text{MHz} & \sim <60 \text{MHz} \\ 30 \text{ mA max.} & -60 \text{MHz} & \sim <100 \text{MHz} \\ 40 \text{ mA max.} & -100 \text{MHz} & \sim <130 \text{MHz} \\ 50 \text{ mA max.} & -130 \text{MHz} & \sim \le150 \text{MHz} \\ \end{array}$	3 mA max 125kHz ~< 500kHz 6 mA max 500kHz ~< 40MHz 15 mA max 40MHz ~< 60MHz 25 mA max 60MHz ~< 85MHz 35 mA max 85MHz ~≤ 133MHz	$\begin{array}{l} 4 \text{ mA max.} - 125 \text{kHz} \ \sim < 40 \text{MHz} \\ 10 \text{ mA max.} - 40 \text{MHz} \ \sim < 50 \text{MHz} \\ 20 \text{ mA max.} - 50 \text{MHz} \ \sim < 85 \text{MHz} \\ 25 \text{ mA max.} - 85 \text{MHz} \ \sim \le 100 \text{MHz} \\ \end{array}$	
Symmetry (50% of ouput waveform or 1.4Vdc for TTL)	$45/55\%$ max $15$ kHz $\sim$ < $15$ MHz $40/60\%$ max $15$ $\sim$ $\leq$ $85$ MHz (Tighter symmetry available)		45/55% max 15kHz $\sim$ < 15MHz 40/60% max 15 $\sim$ ≤ 150MHz (Tighter symmetry available)	45/55% max 125kHz ~ < 15MHz 40/60% max 15 ~ ≤ 133MHz (Tighter symmetry available)	45/55% max 125kHz~ < 15MHz 40/60% max 15 ~ ≤ 100MHz (Tighter symmetry available)	
Rise and Fall times (with typical load)	$200 \text{ns max. Fo} \leq 345.6 \text{kHz}$ $8 \text{ns max. Fo}  345.6 \text{kHz} \sim \leq 20 \text{MHz}$ $5 \text{ns max. Fo}  20 \text{MHz} \sim \leq 50 \text{MHz}$ $7 \text{ns max } 20 \text{MHz} \sim \leq 50 \text{MHz} \ (\textbf{50pF Load})$ $3 \text{ns max. Fo} > 50 \text{MHz}$ $(\text{Measured from } 10\% \text{ to } 90\% \text{ CMOS or from } 0.8 \text{V to } 2.0 \text{V TTL})$		200ns max. Fo $<$ 345.6kHz 6ns max. Fo 345.6kHz $\sim$ $\le$ 20MHz 4ns max. Fo 20MHz $\sim$ $\le$ 50MHz 3ns max. Fo $>$ 50MHz 7ns max. Fo $>$ 50pF Load (Measured from 10% to 90%)			
Output Load	15pF // 10kohms 50pF max. or 10TTL for (Fo ≤ 50MHz) 30pF max. or 6TTL for (Fo > 50MHz)	15pF// 10kohms (2LSTTL)	$10 \text{TTL (Fo} < 60 \text{MHz)}$ $6 \text{TTL (Fo} \ge 60 \text{MHz)}$	15pF // 10kohms (30pF max. for Fo > 50MHz)	15pF//	10kohms
Start-up time (Tstup)	10ms max.			5ms max.		
Output voltage (Voh/Vol)	0.9 x Vdd min.;	0.1 x Vdd max.	2.4V min.; 0.4V max.		0.9 x Vdd min.; 0.1 x Vdd max.	
Output Current (Ioh/Iol)	$\pm 24 \text{mA max}.$	± 16mA max.	-1.6 mA/TTL +40 μA/TTL		± 8mA max.	
Enable/Disable Tristate function Pin 1	$VIH \ge 4.0V$ $VIL \le 0.8V He$	Oscillation; igh Impedance	$VIH \geq 2.2V \ Oscillation; \\ VIL \leq 0.8V \ High \ Impedance$	VIH $\geq$ 2.0V Oscillation; VIL $\leq$ 0.5V High Impedance	$ \begin{array}{ll} VIH \geq 1.75 V \ Oscillation; \\ VIL \leq 0.5 V \ High \ Impedance \end{array} \qquad \begin{array}{ll} VIH \geq 1.26 V \ Oscillation; \\ VIL \leq 0.5 V \ High \ Impedance \end{array} $	
Jitter RMS 1σ (at 25°C)	8ps typ $< 40 MHz$ 5ps typ $\ge 40 MHz$		15ps typ < 40MHz 8ps typ ≥ 40MHz			
Aging (at 70°C)	$\pm$ 5ppm max. first year / $\pm$ 2ppm max. per year thereafter					


(\*) Frequency as low as 1kHz without tristate function available. Contact Q-Tech for details.

Q-TECH Corporation - 10150 W. Jefferson Boulevard, Culver City 90232 - Tel: 310-836-7900 - Fax: 310-836-2157 - www.q-tech.com

QPDS-0124 (Revision A, March 2018)



#### **Ordering Information**



(\*) Hot Solder Dip Sn60/Pb40 per MIL-PRF 55310 is optional for an additional cost

Frequency stability vs. temperature codes may not be available in all frequencies.

For Non-Standard requirements, contact Q-Tech Corporation at Sales@Q-Tech.com

## **Packaging Options**

- Standard packaging in anti-static plastic tube (60 pcs/tube)
- Tape and Reel (1,000 pcs/reel) is available for an additional charge.

#### Other Options Available For An Additional Charge

• P. I. N. D. test (MIL-STD 883, Method 2020)


Specifications subject to change without prior notice.




#### **Reflow Profile**

The five transition periods for the typical reflow process are:

- Flux activation
- Thermal equalization
- · Reflow
- · Cool down



## **Embossed Tape and Reel Information For QT78**



Dimensions are in mm. Tape is compliant to EIA-481-A. Reel size vs. quantity:

Reel size (Diameter in mm)	Qty per reel (pcs)	
178	250	
330	1,000	

## **Environmental Specifications**

Q-Tech Standard Screening/QCI (MIL-PRF55310) is available for all of our QT78 Products. Q-Tech can also customize screening and test procedures to meet your specific requirements. The QT78 product is designed and processed to exceed the following test conditions:

Environmental Test	Test Conditions	
Temperature cycling	MIL-STD-883, Method 1010, Cond. B	
Constant acceleration	MIL-STD-883, Method 2001, Cond. A, Y1	
Seal: Fine and Gross Leak	MIL-STD-883, Method 1014, Cond. A and C	
Burn-in	160 hours, 125°C with load	
Aging	30 days, 70°C, ±1.5ppm max	
Vibration sinusoidal	MIL-STD-202, Method 204, Cond. D	
Shock, non operating	MIL-STD-202, Method 213, Cond. I (See Note 1)	
Thermal shock, non operating	MIL-STD-202, Method 107, Cond. B	
Ambient pressure, non operating	MIL-STD-202, 105, Cond. C, 5 minutes dwell time minimum	
Resistance to solder heat	MIL-STD-202, Method 210, Cond. B	
Moisture resistance	MIL-STD-202, Method 106	
Terminal strength	MIL-STD-202, Method 211, Cond. C	
Resistance to solvents	MIL-STD-202, Method 215	
Solderability	MIL-STD-202, Method 208	
ESD Classification	MIL-STD-883, Method 3015, Class 1 HBM 0 to 1,999V	
Moisture Sensitivity Level	J-STD-020, MSL=1	

Note 1: Additional shock results successfully passed on 16MHz, 40MHz, and 80MHz

- Shock 850g peak, half-sine, 1 ms duration (MIL-STD-202, Method 213, Cond. D modified)
  Shock 1,500g peak, half-sine, 0.5ms duration (MIL-STD-883, Method 2002, Cond. B)


#### Please contact Q-Tech for higher shock requirements

Q-TECH Corporation - 10150 W. Jefferson Boulevard, Culver City 90232 - Tel: 310-836-7900 - Fax: 310-836-2157 - www.q-tech.com


QPDS-0124 (Revision A, March 2018)



## **Output Waveform (Typical)**




#### **Test Circuit**



(\*) CL INCLUDES PROBE AND JIG CAPACITANCE

The Tristate function on pin 1 has a built-in pull-up resistor typical  $50k\Omega$ , so it can be left floating or tied to Vdd without deteriorating the electrical performance.

## Frequency vs. Temperature Curve



#### **Thermal Characteristics**

The heat transfer model in a hybrid package is described in figure 1.

Heat spreading occurs when heat flows into a material layer of increased cross-sectional area. It is adequate to assume that spreading occurs at a 45° angle.

The total thermal resistance is calculated by summing the thermal resistances of each material in the thermal path between the device and hybrid case.


$$RT = R1 + R2 + R3 + R4 + R5$$


The total thermal resistance RT (see figure 2) between the heat source (die) to the hybrid case is the Theta Junction to Case (Theta JC) in C/W.

- Theta junction to case (Theta JC) for this product is 30°C/W.
- Theta case to ambient (Theta CA) for this part is 100°C/W.
- Theta Junction to ambient (Theta JA) is 130°C/W.

Maximum power dissipation PD for this package at 25°C is:

- PD(max) = (TJ(max) TA)/Theta JA
- With TJ = 175°C (Maximum junction temperature of die)
- PD(max) = (175 25)/130 = 1.15W








#### **Period Jitter**

As data rates increase, effects of jitter become critical with its budgets tighter. Jitter is the deviation of a timing event of a signal from its ideal position. Jitter is complex and is composed of both random and deterministic jitter components. Random jitter (RJ) is theoretically unbounded and Gaussian in distribution. Deterministic jitter (DJ) is bounded and does not follow any predictable distribution. DJ is also referred to as systematic jitter. A technique to measure period jitter (RMS) one standard deviation ( $1\sigma$ ) and peak-to-peak jitter in time domain is to use a high sampling rate (>8G samples/s) digitizing oscilloscope. Figure shows an example of peak-to-peak jitter and RMS jitter ( $1\sigma$ ) of a QT78AC-24MHz, at 5.0Vdc.



#### RMS jitter $(1\sigma)$ : 5.37ps

Peak-to-peak jitter: 43ps

# **Phase Noise and Phase Jitter Integration**

Phase noise is measured in the frequency domain, and is expressed as a ratio of signal power to noise power measured in a 1Hz bandwidth at an offset frequency from the carrier, e.g. 10Hz, 100Hz, 1kHz, 10kHz, 100kHz, etc. Phase noise measurement is made with an Agilent E5052A Signal Source Analyzer (SSA) with built-in outstanding low-noise DC power supply source. The DC source is floated from the ground and isolated from external noise to ensure accuracy and repeatability.

In order to determine the total noise power over a certain frequency range (bandwidth), the time domain must be analyzed in the frequency domain, and then reconstructed in the time domain into an rms value with the unwanted frequencies excluded. This may be done by converting L(f) back to  $S\varphi(f)$  over the bandwidth of interest, integrating and performing some calculations.

Symbol	Definition	
$\int \mathcal{L}(\mathbf{f})$	Integrated single side band phase noise (dBc)	
Sφ (f)=(180/Π) $x\sqrt{2 \int \mathcal{L}(f)df}$	Spectral density of phase modulation, also known as RMS phase error (in degrees)	
RMS jitter = $S\phi$ (f)/(fosc.360°)	Jitter(in seconds) due to phase noise. Note $S\phi$ (f) in degrees.	

The value of RMS jitter over the bandwidth of interest, e.g. 10kHz to 20MHz, 10Hz to 20MHz, represents 1 standard deviation of phase jitter contributed by the noise in that defined bandwidth.

Q-TECH Corporation - 10150 W. Jefferson Boulevard, Culver City 90232 - Tel: 310-836-7900 - Fax: 310-836-2157 - www.q-tech.com



# HIGH RELIABILITY MINIATURE CRYSTAL CLOCK OSCILLATORS 1.8 to 5.0Vdc - 15kHz to 150MHz

DCO	REV	REVISION SUMMARY	PAGE	DATE	
6389 -		Rename document from QT78 (Revision H, January 2011) (ECO #10085) to QPDS-0124	All		
	Add frequency vs. temperature code 19 and 16	3	1/21/17		
	-	Ordering information reformatted into one graphic (previously 4 separate graphics)	3	1/31/17	
		Add SAC305 solder dip option	3		
8029 A		Revise 'Description' and 'Features'	1		
	Revise Enable/Disable Voltages for clarification/accuracy	2			
	A	Change Output Current for HCMOS options	2	3/27/18	
		Revise Rise and Fall time Limits	2		
		Revise Start-up Times	2		

QPDS-0124 (Revision A, March 2018)

7